So, the proposed architecture is able to fix the hold violations with inserting half-cycle clock cycle delay by the virtue of design in the scan path i.e. for the SI pin without impacting anything ...