In this case, the cell Verilog model must account for all kinds of on/off power state conditions, including catching the possibility that the supply and ground connections are incorrectly reversed. ..