Abstract: This article proposes an algorithm for synthesis of clock-follow-data designs that provide robustness against timing violations for rapid single-flux quantum (RSFQ) circuits, minimizing area ...