Both IP core come with x4 physical lane width and support for dual-port PLL with LC tanks enabling parallel interface of 16/32- bit (Gen4/5) The PCIe 5.0 Serdes PHY IP core is compliant with PCIe 5.0 ...